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ABSTRACT
Cold electronics is a key technology in many areas of sci-
ence and technology including space exploration programs and
particle physics. A major experiment with a very large number of
analog and digital electronics signal processing channels to be
operated at cryogenic temperatures is the next-generation neu-
trino experiment, the Deep Underground Neutrino Experiment
(DUNE). The DUNE detector uses liquid Argon at 87K as a tar-
get material for neutrinos, and as a medium to track charged
particles resulting from interactions in the detector volume. The
DUNE electronics [1] consists of custom-designed ASIC (Appli-
cation Specific Integrated Circuits) chips based on low power
180 nm-CMOS technology. The main risk for this technology is
that the electronics components will be immersed in liquid ar-
gon for many years (20-30 years) without access. Reliability
issues of ASICs may arise from thermal stress, packaging, and
manufacturing-related defects: if undetected those could lead
to long-term reliability and performance problems. The scope
of this paper is to explore non-destructive evaluation techniques
for their potential use in a comprehensive quality control pro-
cess during prototyping, testing and commissioning of the DUNE
cold electronics system. Specifically, we have used the Scanning
Acoustic Microscopy and X-ray tomography to study permanent
structural changes in the ASIC chips associated with thermal cy-
cling between the room and cryogenic temperatures.
Keywords: Liquid Argon, correlation, cryogenic, neutrino,
DUNE, NDE, ASICs
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INTRODUCTION
Next-generation neutrino physics experiments will provide
precision measurements to identify neutrino induced charged
particle tracks. The Liquid-argon technology-based Time Pro-
jection Chambers (LAr-TPC) for DUNE offers a unique oppor-
tunity to address two major goals in the neutrino physics, a mea-
surement of CP-violation and to determine the neutrino mass hi-
erarchy [3]. A major challenge is that the detector readout has to
operate for many years at cryogenic temperature with stable per-
formance. Low noise performance in the cold and proximity of
the signal pick up close to the wires favors the placement of the
electronics in the liquid. A LAr-TPC contains a modular elec-
tronics system with 3,000 Front-End Motherboards (FEMBs).
Each FEMB provides for the signal processing of 128-channels
(wires) and may host up to 18 ASICs bringing the total number
of ASICs to 50,000 per LAr -TPC. Functionally, these chips
include an amplifier, signal shaping, digitizer, and data assembly
functions. Data transmission is achieved via a serial copper cold
cable at transmission speeds of 1 Gb/s.
CMOS technology is well suited for operation at cryogenic
temperature, due to its low power usage and minimal heating of
the cryogenic liquid, thereby reducing the formation of bubbles
in the detector. CMOS failure mechanisms, such as hot-carrier
effect, and dielectric breakdown at cryogenic temperature can be
minimized by tuning the operating voltages and were discussed
by [2]. Detailed lifetime studies can be found in [4][5].
However, the reliability of the electronics components re-
mains a key concern. This 12-bit ADC operating at 2 Mega
bytes per second at cryogenic temperature is extremely challeng-
ing given the power and area constraints. Any defects associated
with the manufacturing process (bubbles in the thermal paste and
plastic enclosure) and thermal stresses imposed during the cryo-
cycling of the chips during testing and deployment of the detector
could impact the long-term performance of the system.
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In this paper, we demonstrate the use of Scanning Acous-
tic Microscopy to probe and identify defects in the chip pack-
aging or circuitry resulting from thermal cycling. A dedicated
correlation analysis technique is presented. Scanning Acous-
tic Microscopy (SAM) is a powerful non-destructive evaluation
technique for the inspection of microelectronics integrated cir-
cuit packages [6]. The main advantage of SAM is that it is
highly sensitive to defects including voids, cracks, and delam-
ination inside the packaged chip. The technique also helps to
identify weak spots inside the package. The integrated circuits
are made from composite materials and are susceptible to ther-
mally induced stress. A such induced discontinuity inside the
chip might affect the reliability of an integrated circuit and could
cause long-term performance problems. In addition to the SAM
technique, we have also used X-ray microscopy to inspect chip
internal wire-bonds. Broken wire-bonds and solder defects can
be detected using X-ray microscopy. Not all defects are sensitive
to both X-ray and SAM, it depends on the nature of the defects
[7].
FIGURE 1. X-ray micrograph image of a ProtoDune ASIC, the wire-
bond and the internal structure are clearly visible, the spatial resolution
of the instrument is 10 µm.
EXPERIMENTAL METHODS AND MATERIALS
SAM uses ultrasound to interrogate a material by focusing
periodic sound waves onto a small region of a sample. The tech-
nique uses a transducer to generate, transmit and detect waves
reflected by the various interfaces inside the sample. Timing
and amplitude of the reflected wave provide information about
changes in acoustic impedance, i.e., different materials along the
path of the sound wave. The amplitude of the reflected signal is a
measure of the strength of the echoes and the position on the time
axis represents the time required to travel through the sample (it
is a measure of the depth). Figure 3 represents an example of a
reflected wave signal.
FIGURE 2. The image shows a pulser/receiver (top), which is con-
nected to the transducers that generates acoustic wave. A fixture is used
to place the sample that avoids the positional variations from scan to
scan (bottom).
FIGURE 3. An example of reflected wave signal. Each color repre-
sents different depth in the sample.
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For collecting the data presented in this paper, the scanning
microscopy apparatus is set to its simplest configuration, called
the pulse-echo mode. With this particular configuration, a single
transducer generates the pulse and receives the reflected signal
at a given position of the sample. The transducer sends pulses
into the material using water as a coupling medium and collects
the reflected signal. The signal will be a function of the acous-
tic impedance of the different material layers. The resolution of
the measurement depends on the frequency of the incident wave;
higher frequency waves provide for better resolution, but also re-
sult in more attenuation, effectively decreasing the penetration
depth inside the material. In order to probe the material suffi-
ciently deep with good resolution, one has to select an optimum
frequency. The entire experimental setup is shown in Figure 2.
The sensitivity of the measurement depends on factors such
as, attenuation of the wave (which is a function of frequency)
and focal length of the transducer. The choice of the transducer
is an important factor for getting maximum resolution. We chose
the frequency of 15 MHz and a focal length of 2 inches for our
measurements.
The data from the acoustic scan can be visualized in three
different modes, 1) A-Scan, showing a digital waveform from
measuring the reflected signal at a given location on sample 2)
B- Scan, a collection of A-Scan amplitudes along a chosen line
resulting in a cross-sectional view of the sample, 3) C-Scan, a
2-D raster scan of A-Scans is performed to create a 2-D image
of the inside of the chips at a given depth. A specific and depth
and depth range is achieved by integrating the A-scans over a
corresponding time window for each point of the raster scan.
The ASIC chips tested here are about 1 mm thick and a di-
mension of 2×2 cm. The circuit made from 180 nm CMOS tech-
nology (1.8 V) includes about 320,000 transistors.
The beam profile of the raster scan has a width of 250 µm
and the step size is 125 µm, which ensures that every point on the
AISCs is scanned without missing a single point on the sample.
In order to minimize errors on the measurement due to positional
variations, a fixture was made to hold the ASICs in place.
THE CORRELATION ANALYSIS STRATEGY FOR FEA-
TURE DETECTION
A correlation analysis has been developed to study the simi-
larities in the chips internal materials structure within a group of
ASICs. The signals are collected from each and every point on an
ASIC, the scans yield a 150 x150 matrix of A-Scans, containing
22,500 pixels/chip in total. In order to compare two ASIC chips
for any structural differences, we calculate a cross-correlation
value for each pixel based on the two corresponding A-scans by
quantifying the similarity of their time traces over a given time
window. Effectively we compare two ASIC chips at each posi-
tion and thereby generate a 2-D image. The main advantage of
this analysis technique is that the correlation can be performed
by choosing any particular time gate. A particular chosen time-
gate allows us to perform a correlation analysis at any depth in-
side the ASICs. A low correlation value from the outside pins of
ASICs are expected due to the distortions of the reflections from
the edges (edge-effect) [8].
Φ f g =
∑ni=1 figi√
∑ni=1 f 2i ∑
n
i=1 g
2
i
(1)
The correlation coefficient for two different ASICs is de-
fined according to equation (1). Here fi, gi refer to the re-
flected waveforms in time bin i detected with the transducer at
the location on the two different ASICs. These waveforms are
in digitized format, recorded with a sampling time scale of 40
ns, slightly oversampling the 15 MHz pulsed acoustic signals.
Correlation value Φ f g quantifies the similarity between the two
waveforms over a chosen time window, corresponding to n time
samples, and a specific depth regime inside the chips. In this
analysis we make sure that the starting time of all the incident
waveforms are synchronized, to ensure that there is no offset as
would be indicated by a time lag between the incident waves
reflected off the top surface of the sample. The resulting corre-
lation values Φ f g computed yield a 2-D map/image of the chip
comparison. If the reflected waveforms of the two chips are close
to identical, we expect a high correlation value close to 1. A cor-
relation value of 0 indicates no correlation, due to substantially
different waveforms. A correlation value of -1 corresponds to a
phase shift between the waveforms from the two chips.
EVALUATION OF UNCERTAINTY IN THE MEASURE-
MENT
The systematic uncertainty associated with the correlation
measurement has been calculated by a measurement carried out
on the same chip consecutively and by computing the correla-
tion value, and the deviation from 1 is quoted as the error in the
measurement. The uncertainty in the correlation measurement
is about 5%, see figure 4 (the outside pin region on the sample
is not included due to the known effect of the scattering of the
acoustic wave).
RESULTS AND DISCUSSION
The systematic uncertainty associated with the correlation
measurement has been calculated by a measurement carried out
on the same chip consecutively and by computing the correla-
tion value, and the deviation from 1 is quoted as the error in the
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FIGURE 4. The top is the correlation of the same chip by taking
after two consecutive measurement, and the bottom is the average value
of correlation along the scan indices. The Low correlation values corre-
sponds to the scattering from the edges are due to the scattering of the
acoustic wave.
measurement. The uncertainty in the correlation measurement
is about 5%, see Figure 4 (the outside pin region on the sam-
ple is not included due to the known effect of the scattering of
the acoustic wave). The similarity of the sample is evaluated by
looking at the 2-D image formed using the correlation values.
Images were created by forming the correlation values for the
entire time window, and a select narrowed time-window to focus
on a given depth inside the material. To get a sense of the sensi-
tivity of this analysis, a set of ASICs was used to compare their
inner structure to one reference chip.
Figure 5, shows the image formed using the correlation val-
ues for two different ASICs. To check for artifacts associated
with a particular pixel size, we also performed the same study by
averaging the correlation values over a pixel size three times the
nominal pixilation (125 microns). As a result, a substantial num-
ber of ASICs show a diagonal feature in the correlation value im-
ages. The time integration window chosen provides an estimate
of the depth of this feature, and we conclude that this feature
appears to coincide with the depth of the thermal paste-layer of
those ASICs.
FIGURE 5. Images of the correlation analysis applied to 3 different
ASICs are shown. To the left, we show the correlation map of two simi-
lar ASICs. It can be seen that there are no substantial differences inside
the packaging (plastic packaging) of the chips. The smaller correlation
values at the edges correspond to the pins and as it would be difficult
to align those to the level of the imaging resolution. To the right, we
show two ASICs that show substantial differences along a diagonal line,
related to a difference inside the packaging of the circuitry.
The correlation analysis was also done in the frequency do-
main by taking the Fourier transform of the signal, and the fea-
tures appeared to be the same.
A more general view of a collection of 9 ASICs and their in-
ternal structural similarities can be gleaned from Figure 6. Here,
a distribution of the correlation values is shown for 8 chips com-
pared to a reference chip. As can be seen, most chips show cor-
relation value distributions clustered around 1, corresponding to
a high level of similarity of the inner structure when compared
with the reference chip. One sample (chip identification num-
ber 1745) exhibits a very broad correlation value distribution.
This chip had been purposely exposed to mechanical pressure to
induce delamination inside. Furthermore, ASIC 1732 shows a
broadened correlation value distribution compared to the other
chips, indicating that the inner structure also differs substantially
from the reference chip.
One of the key motivations for this study is to determine if
any structural changes inside the ASICs composite material oc-
cur as a result of temperature cycling between room temperature
and submersion in liquid nitrogen. In these tests, several ASIC
chips were immersed in liquid nitrogen followed by an acoustic
microscopy scan done immediately after taken out. The summed
amplitudes of the acoustic scans (C-scan) for one chip compar-
ing the correlation images of two ASICs before (left) and after
(right) the temperature cycling is shown in Figure 7. There is an
apparent difference in the internal structure as indicated in Fig-
ure 7, to the left. A small strip feature appeared at a depth of 0.4
mm inside the ASIC package (calculated from the time of the re-
flected wave, the velocity of the sound in this composite material
is taken as 2800 m/s) [9]. This mode of feautre inside the ASICs
can be explained by the stitch crack caused by delamination [10],
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FIGURE 6. The distribution of the correlation values for the damaged
ASICs is compared with the other ASICs, a clear shift towards the lower
correlation value is noticed.
here in order to confirm we need to chemically open up the pack-
age and also to study the variations in the functional test. To gain
a more detailed view of the regions of interest, we show in Fig-
ure 9 the corresponding B-Scan images of the chip before (top)
and after the liquid nitrogen treatment (bottom). The comparison
shows a clear change in the center region. It appears that a multi-
layer indentation was already present before the temperature cy-
cling (top), and is much enlarged after the cycling (bottom). To
extract more information about the low correlation region, the
pure waveforms from this region is compared before and after
the liquid nitrogen treatment, we have observed a phase inver-
sion in the waveform at a particular depth inside the chip, this is
shown in Figure 8.
FIGURE 7. The C-scan image of two the ASICs formed using the
correlation values of the samples before and after treated with liquid
nitrogen, a clear change is observed in the sample. We have noticed
these changes in a few of the samples. This image corresponds to a
particular depth inside the sample. The waveform from the blue region
shows a clear phase inversion.
FIGURE 8. The waveforms are compared after and before treating
with the liquid nitrogen at the low correlation regions, the clear phase
inversion in the waveform, which is typically considered as an defect in
the SAM (corresponding to the blue region in Figure 7).
FIGURE 9. The B-scan image from one of the ASICs before (top) and
after(bottom) treated with the liquid nitrogen for 20 minutes. A shift in
the B-scan waveform could be an indication of sensitive regions inside
the chip package.
CONCLUSIONS
Scanning Acoustic Microscopy is used here to evaluate its
potential for ASIC chip non-destructive testing. In this work,
we have developed a correlation analysis that allows one to per-
form a comparison between different ASIC samples. We have
demonstrated that this technique is highly sensitive to even small
changes. For example, one can compare statistical samples of
chips with different testing histories, such as failed functional
tests and well-performing chips. In some of the chip samples,
we were able to identify a diagonal feature across the inner chip
at the depth of the thermal paste layer.
Furthermore, this correlation analysis was used to study the
effects of temperature cycling between 87K and room tempera-
ture. Our results demonstrate structural changes in several chips
that occurred after cryogenic cycling. Additional studies are un-
derway to evaluate the impact of these structural changes includ-
ing X-ray imaging of wire bonds. Finally, we are also planning
to perform functional tests and destructive evaluation to fully un-
derstand the origin of these structural changes.
In the future, we will be developing a method, where we can
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do these measurements in the liquid nitrogen itself, which will a
more realistic scenario as our detector taking data while the chip
is immersed in the liquid nitrogen.
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